# PJ→NetFPGA

# **CS344 – Lecture 3**



Copyright © 2018 – P4.org

# P4 Toolchain for BMv2 software simulation



#### **Basic Workflow**





Copyright © 2018 – P4.org

# **Step 1: P4 Program Compilation**





# **Step 2: Preparing veth Interfaces**







# **Step 3: Starting the model**





Copyright © 2018 – P4.org

# Step 4: Starting the CLI





# **Step 5: Sending and Receiving Packets**









# **NetFPGA = Networked FPGA**

 A line-rate, flexible, <u>open networking platform</u> for teaching and research





# **NetFPGA Family of Boards**





# **International Community**

• Over 1,200 users, using over 3500 cards at 200 universities in over 47 countries



#### • Join the mailing list: cl-netfpga-sume-beta@lists.cam.ac.uk



# **NetFPGA** board

Networking Software running on a standard PC

A hardware accelerator built with FPGA driving 1/10/ 100Gb/s network links





PC with NetFPGA





# NetFPGA consists of ...

Four elements:

- NetFPGA board
- Tools + reference designs
- Contributed projects
- Community







# Xilinx Virtex 7 690T

- Optimized for highperformance applications
- 690K Logic Cells
- 52Mb RAM
- 3 PCIe Gen. 3 Hard cores





# **Memory Interfaces**

- DRAM:
  2 x DDR3 SoDIMM 1866MT/s, 4GB
- SRAM: 3 x 9MB QDRII+, 500MHz





#### **Host Interface**

- PCle Gen. 3
- x8 (only)
- Hardcore IP





# **Front Panel Ports**

- 4 SFP+ Cages
- Directly connected to the FPGA
- Supports 10GBase-R transceivers (default)
- Also Supports
  1000Base-X
  transceivers and
  direct attach cables





# **Expansion Interfaces**

#### FMC HPC connector

- VITA-57 Standard
- Supports Fabric Mezzanine Cards (FMC)
- 10 x 12.5Gbps serial links

#### • QTH-DP

8 x 12.5Gbps serial links





# Storage

- 128MB FLASH
- 2 x SATA connectors
- Micro-SD slot
- Enable standalone operation





# **Reference Switch Pipeline**

#### Five stages

- Input port
- Input arbitration
- Forwarding decision and packet modification
- Output queuing
- Output port
- Packet-based module interface
- Pluggable design





# **Full System Components**





Copyright © 2018 – P4.org

#### • Linux driver interfaces with hardware

- Packet interface via standard Linux network stack
- Register reads/writes voa ioctl system call with wrapper functions
  - rwaxi(int address, unsigned \*data);
  - Eg: rwaxi(0x7d4000000, &val)



# **NetFPGA to Host Packet Transfer**



#### **NetFPGA to Host Packet Transfer**





# Host to NetFPGA Packet Transfer





# **NetFPGA Register Access**



# P→NetFPGA Overview



# **General Process for Programming a P4 Target**



# P4→NetFPGA Compilation Overview



# **Xilinx SDNet Design Flow & Use Model**





# Xilinx P4 Design Flow & Use Model





# **Considerations When Mapping to SDNet**

# Identifying parallelism within P4 parser and control blocks

- table lookups
- $\circ$  actions
- o etc.

#### P4 packet processing model

- extract entire header from packet
- updates apply directly to header
- deparser re-inserts header back into packet

# SDNet packet processing model

- o stream packet through "engines"
- modify header values in-line without removing and re-inserting



# **Mapping P4 Architectures to SDNet**





# **Support for Multiple Architectures**





# SimpleSumeSwitch

# **Only Parser**

Pull information from packet w/o updates



# SimpleSumeSwitch Architecture Model for SUME Target



• P4 used to describe parser, match-action pipeline, and deparser


## Standard Metadata in SimpleSumeSwitch Architecture

```
/* standard sume switch metadata */
struct sume_metadata_t {
    bit<16> dma_q_size;
    bit<16> nf3_q_size;
    bit<16> nf1_q_size;
    bit<16> nf0_q_size;
    bit<16> nf0_q_size;
    bit<8> send_dig_to_cpu; // send_digest_data_to_CPU
    bit<8> dst_port; // one-hot_encoded
    bit<8> src_port; // one-hot_encoded
    bit<16> pkt_len; // unsigned_int
```

 $*_q\_size$  – size of each output queue, measured in terms of 32-byte words, when packet starts being processed by the P4 program

```
src_port/dst_port - one-hot encoded
```

user\_metadata/digest\_data - structs defined by the user



}

## **Interface Naming Conventions**



## **Overall P4 Program Structure**

```
#include <core.p4>
#include <sume switch.p4>
/******* CONSTANTS ******/
#define IPV4 TYPE
                 0x0800
/****** TYPES ******/
typedef bit<48> EthAddr t;
header Ethernet h {...}
struct Parsed packet {...}
struct user metadata t {...}
struct digest data t {...}
/****** EXTERN FUNCTIONS ******/
extern void const reg rw(...);
/******* PARSERS and CONTROLS ******/
parser TopParser(...) {...}
control TopPipe(...) {...}
control TopDeparser(...) {...}
```

#### /\*\*\*\*\*\* FULL PACKAGE \*\*\*\*\*\*/

SimpleSumeSwitch(TopParser(), TopPipe(), TopDeparser()) main;



## P4→NetFPGA Extern Function library

- Implement platform specific functions
  - Black box to P4 program
- Implemented in HDL
- Stateless reinitialized for each packet
- Stateful keep state between packets
- Xilinx Annotations
  - @Xilinx\_MaxLatency() maximum number of clock cycles an extern function needs to complete
  - @Xilinx\_ControlWidth() size in bits of the address space to allocate to an extern function



# Stateless vs. stateful operations

Stateless operation: pkt.f4 = pkt.f1 + pkt.f2 – pkt.f3



# Stateless vs. stateful operations



# Stateless vs. stateful operations

#### Stateful operation: x = x + 1



# Cannot pipeline, need atomic operation in h/w

## P4→NetFPGA Extern Function library

HDL modules invoked from within P4 programs

•	Stateful Atoms [1]	Atom	Description
		R/W	Read or write state
		RAW	Read, add to, or overwrite state
		PRAW	Predicated version of RAW
		ifElseRAW	Two RAWs, one each for when predicate is true or false
		Sub	IfElseRAW with stateful subtraction capability

#### Stateless Externs

Add your own!

Atom	Description
IP Checksum	Given an IP header, compute IP checksum
LRC	Longitudinal redundancy check, simple hash function
timestamp	Generate timestamp (granularity of 5 ns)



[1] Sivaraman, Anirudh, et al. "Packet transactions: High-level programming for line-rate switches." Proceedings of the 2016 ACM SIGCOMM Conference. ACM, 2016. Copyright © 2018 – P4.org

## **Adding Custom Externs**

- 1. Implement verilog extern module
- 2. Add entry to \$SUME\_SDNET/bin/extern\_data.py

- No need to modify and existing code
- AXI Lite control interface module auto generated



#### **Using Atom Externs in P4 – Resetting Counter**

Packet processing pseudo code:

```
count[NUM_ENTRIES];
```

```
if (pkt.hdr.reset == 1):
    count[pkt.hdr.index] = 0
else:
```

count[pkt.hdr.index]++



## **Using Atom Externs in P4 – Resetting Counter**





### **API & Interactive CLI Tool Generation**

- Both Python API and C API
  - Manipulate tables and stateful elements in P4 switch
  - Used by control-plane program
- CLI tool
  - Useful debugging feature
  - Query various compile-time information
  - Interact directly with tables and stateful externs in at run time



## P4→NetFPGA Workflow

- 1. Write P4 program
- 2. Write externs

fail

All of your effort will go here

- 3. Write python gen\_testdata.py script
  - 4. Compile to Verilog / generate API & CLI tools
  - 5. Run simulations
- 6. Build bitstream
  - 7. Check implementation results
  - 8. Test the hardware

## **Debugging P4 Programs**

- SDNet HDL Simulation
- SDNet C++ simulation
  - Verbose packet processing info
  - Output PCAP file
- Full SUME HDL simulation
- Custom Python Model



## **Assignment 1: Switch as a Calculator**



#### Supported Operations

- ADD add two operands
- SUBTRACT subtract two operands
- ADD\_REG add operand to current value in the register
- SET\_REG overwrite the current value in the register
- LOOKUP Lookup the given key in the table

```
header Calc_h {
   bit<32> op1;
   bit<8> opCode;
   bit<32> op2;
   bit<32> result;
```















#### **Switch Calc Operations**

n //



56

## FIN



## **Research topics**



## **Examples of ongoing P4 Research Topics**

#### P4 Infrastructure

- Programmable scheduling
- Programmable target architectures
- PacketMod
- Data-plane Programs
  - In-band network telemetry
  - Congestion control
  - Load balancing
- Networking-Offloading Applications
  - Aggregation for MapReduce applications
  - Key-value caching
  - Consensus



## **Programmable Scheduling**



Sivaraman, Anirudh, et al. "Programmable packet scheduling at line rate." Proceedings of the 2016 ACM SIGCOMM Conference. ACM, 2016.



### Why scheduler is not programmable ... so far

- Plenty of scheduling algorithms, but no consensus on right abstractions. Contrast to:
  - Parse graphs for parsing
  - Match-Action tables for forwarding

#### • Scheduler has tight timing requirements

• One decision every few ns



#### Decides:

- In what order are packets sent?
  - Ex: FCFS, Priorities, WFQ
- At what time are packets sent?

Key observation:

- For many algorithms, the relative order in which packets are sent does not change with future arrivals
  - i.e. scheduling order can be determined before enqueue



## PIFO

- PIFO proposed abstraction that can be used to implement many scheduling algorithms
- Packets are pushed into an arbitrary location based on computed rank





## **PIFO Tree**





Х

2

Х

V

2

## **PIFO Remarks**

#### • Very limited scheduling in modern switching chips

• Deficit Round Robin, traffic shaping, strict priorities

#### • Scheduling algorithms that can be implemented with PIFO

 Weighted Fair Queueing, Token Bucket Filtering, Hierarchical Packet Fair Queueing, Least-Slack Time-First, the Rate Controlled Service Disciplines, and fine-grained priority scheduling (e.g., Shortest Job First)

### • PIFO cannot implement algorithms that require

- Changing the scheduling order of all packets of a flow
- Output rate limiting

### • **PIFO** implementation feasibility?



#### **Observations:**

- Current P4 expectation: target architectures are *fixed*, specified in English
- FPGAs can support many different architectures

Idea:

- Extend P4 to allow description of target architectures
  - More precise definition than English description
- Generate implementation on FPGA
- Easily integrate custom modules
- Explore performance tradeoffs of different architectures



### Many Possible Architectures...



#### **Portable Switch Architecture**





#### Many Possible Architectures...







## **Programmable Target Architectures**

= sume metadata;

package SimpleSumeSwitch<H, M, D>(
 Parser<H, M, D> TopParser,
 Pipe<H, M, D> TopPipe,
 Deparser<H, M, D> TopDeparser) {

// Top level I/O
packet\_in instream;
inout sume\_metadata\_t sume\_metadata;
out D digest\_data;
packet out outstream;

#### // Connectivity of the architecture connections {

// TopParser input connections
TopParser.b = instream;

TopParser.sume\_metadata

#### // TopPipe <-- TopParser</pre>

TopPipe.p = TopParser.p; TopPipe.user\_metadata = TopParser.user\_metadata; TopPipe.digest\_data = TopParser.digest\_data; TopPipe.sume\_metadata = TopParser.sume\_metadata;

#### // TopDeparser <-- TopPipe</pre>

TopDeparser.p TopDeparser.user\_metadata TopDeparser.digest\_data TopDeparser.sume\_metadata

- = TopPipe.p;
- = TopPipe.user\_metadata;
- = TopPipe.digest\_data;
- = TopPipe.sume\_metadata;

#### // TopDeparser output connections

digest\_data sume\_metadata outstream

= TopDeparser.digest\_data; = TopDeparser.sume\_metadata; = TopDeparser.b;



### Workflow

• Two Actors: (1) Target Architecture Designer, (2) P4 Programmer

Provides:

• P4<sub>+</sub> architecture declaration



Implements:

- non-P4 elements
- externs

in target architecture

#### Someone who is more familiar with FPGA development



### Workflow

• Two Actors: (1) Target Architecture Designer, (2) P4 Programmer





## **In-band Network Telemetry (INT)**




# **In-band Network Telemetry (INT)**





73

INT Slides courtesy of Nick McKeown

1) Which path did my packet take?

2) Which rules did my packet follow?

3 How long did my packet queue at each switch?

4 Who did my packet share the queue with?

# No need to add a single additional packet!



### **Congestion Control**

#### **Reactive Congestion Control**



- No use of explicit information about traffic matrix
- Can only react and move in right direction
- Reactive techniques are slow to converge (10s-100s of RTTs)

#### Fraction of Total Flows in Bing Workload



	Typical Flow Completion Times
10 Gb/s	70-80 RTTs
40 Gb/s	17-20 RTTs
100 Gb/s	7-8 RTTs

• Typical flows will finish in just a few RTTs as we move towards higher link speeds



# **Proactive Congestion Control**





#### An example proactive scheme





#### An example proactive scheme





#### **Proactive Algorithm in P4**





### **In-Network Computation**

- Programmable data plane hardware → opportunity to reconsider division of computation
- What kinds of computation should be delegated to network?
- Network computations are constrained:
  - *Limited memory size* (10's of MB of SRAM)
  - Limited set of actions (simple arithmetic, hashing, table lookups)
  - Few operations per packet (10's of ns to process each packet)
- Goals:
  - Reduce: application runtime, load on servers, network congestion
  - Increase: application scalability

Sapio, Amedeo, et al. "In-Network Computation is a Dumb Idea Whose Time Has Come." *Proceedings of the 16th ACM Workshop on Hot Topics in Networks*. ACM, 2017.



# **In-Network Aggregation**

- Aggregate data at intermediate network nodes to reduce network traffic
- Simple arithmetic operations at switches
- Widely applicable to many distributed applications
  - Machine learning training
  - Graph analytics
  - MapReduce applications





# **In-Network Aggregation**

- Network controller is informed of MapReduce job
  - Configures switches in aggregation tree to perform aggregation
- Significant network traffic reduction  $\rightarrow$  reduced run time
- How to make robust to loss? Encryption?





**Reduction Results** 





# The P4 Language Consortium

- http://p4.org
- Consortium of academic and industry members
- Open source, evolving, domain-specific language
- Permissive Apache license, code on GitHub today
- Membership is free: contributions are welcome
- Independent, set up as a California nonprofit



